

CLAIMS

What is claimed is:

1 1. A processor comprising:  
2 a plurality of registers;  
3 a register renaming unit coupled to the plurality of registers to provide  
4 an architectural register file to store packed data operands, each  
5 of said packed data operands having a plurality of data elements;  
6 a decoder, coupled to said register renaming unit, to decode a first and  
7 second set of instructions that each specify one or more registers  
8 in the architectural register file, each instruction in the first set of  
9 instructions specifying operations on all of the data elements  
10 stored in the specified one or more registers, each of the second  
11 set of instructions specifying an operation on only a subset of  
12 data elements stored in a specified one or more registers; and  
13 a partial-width execution unit, coupled to the decoder to execute  
14 operations specified by either of the first or the second set of  
15 instructions.

1 2. The processor of claim 1, wherein the subset of data elements stored in  
2 a specified one or more registers comprises corresponding least  
3 significant data elements.

1 3. The processor of claim 1, further comprising an execution unit to  
2 selectively perform a specified operation on one or more data elements

3        in the specified one or more registers depending upon which of the  
4        first or second set of instructions the specified operation is associated.

1    4. The processor of claim 3, wherein the execution unit further comprises  
2        a plurality of multiplexers to select between a result of the specified  
3        operation and a predetermined value.

1    5. The processor of claim 3, wherein the execution unit further comprises  
2        a plurality of multiplexers to select between a data element of the one  
3        or more data elements and an identity function for input to the  
4        specified operation.

1    6. A method comprising the steps of:  
2        receiving a single macro instruction specifying at least two logical  
3        registers in a packed/data register file, wherein the two logical  
4        registers respectively store a first packed data operand and second  
5        packed data operand having corresponding data elements; and  
6        independently operating on a first and second plurality of the  
7        corresponding data elements from said first and second packed  
8        data operands at different times using the same circuit to  
9        independently generate a first and second plurality of resulting  
10        data elements by  
11        performing an operation specified by the single macro  
12        instruction on at least one pair of corresponding data  
13        elements in the first and second plurality corresponding

042390.P5193

14 data elements to produce at least one resulting data  
15 element of the first and second plurality of resulting data  
16 elements, and  
17 setting remaining resulting data elements of the first and second  
18 plurality of resulting data elements to one or more  
19 predetermined values, and  
20 storing the first and second plurality of resulting data elements  
21 in a single logical register as a third packed data operand.

1 7. The method of claim 6, wherein the one or more predetermined  
2 values comprise values of data elements from either the first packed  
3 data operand or the second packed data operand.

1 8. The method of claim 6, wherein the one or more predetermined  
2 values comprise zero.

1 9. The method of claim 6, wherein the one or more predetermined  
2 values comprise a not-a-number (NaN) indication.

